1
0
mirror of https://github.com/xtacocorex/CHIP_IO synced 2025-07-20 12:53:22 +00:00
Commit Graph

164 Commits

Author SHA1 Message Date
41203a46a6 Adds mutex protection 2016-05-06 17:30:12 +00:00
d7bf982b11 Adds softpwm disabling and restructures thread 2016-05-06 17:30:12 +00:00
9645d2aae3 Sets up softpwm struct and thread 2016-05-06 17:30:11 +00:00
9ac22c32cd Adds softpwm files 2016-05-06 17:30:11 +00:00
777fda06a3 Fixing issue #2, edge detection for the XIO pins now works, simple logic issue in the if statement for throwing errors if gpio number is bad 2016-04-18 19:31:08 -05:00
6e7dd4984c Updating the README to include notes on edge detection and fixing the first line since it wasn't formatted the way I wanted 2016-04-09 10:27:53 -05:00
0e1cf46c4e Addressing Issue #1, adding the ability to set the AP-EINT1 and AP-EINT3 pins as useable for edge detection and callbacks 2016-04-08 21:47:42 -05:00
c2ab013a5d Adding protection for to the GPIO to only allow edge detection and call back on the XIO pins, clean up of the PWM, updated test code 2016-04-02 19:48:57 -05:00
cea44c287d PWM support fixed, the test fails when trying to change the frequency, but I don't think that's an issue. Have not run this against something that needs PWM to operate, but the .dtb I have loaded has /sys/class/pwm/pwmchip0 and it can be configured with this code 2016-02-29 13:04:35 -06:00
1b7beac587 Updating the readme for PWM instructions and added a test case for PRM which hasn't been tested 2016-02-26 08:48:07 -06:00
9d593828ae Initial PWM support for the CHIP even though the base .dtb does not support, this is untested 2016-02-25 22:38:58 -06:00
91918f8f36 Removing accidentally commited bytecompiled test code 2016-02-25 18:53:51 -06:00
01ae605491 Initial commit, working GPIO for all available CHIP GPIO pins, have not tested edge detection and callbacks 2016-02-24 21:48:40 -06:00
3f17904ea1 Initial commit 2016-02-22 18:54:52 -06:00